Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in

the application:

1.- 8. (Canceled)

9. (Currently amended) A time division multiple access (TDMA) wireless

subscriber unit comprising:

a plurality of circuit components, wherein each of the plurality of circuit

components is configured to operate in a plurality of signal processing states, each

of the plurality of signal processing states having first signal processing state

having an on power consumption level, a second signal processing state having an

off power consumption level, and at least one a third signal processing state having

an intermediate power consumption power level for at least one of the plurality of

circuit components on a call state basis; and

a power interface circuit coupled to the plurality of circuit components,

wherein the power interface circuit is configured to provide at least one of the on

power consumption levels; level, the off power consumption level, and the

intermediate power consumption level, and

wherein at least one of the plurality of circuit components transitions is

configured to transition among the plurality of first signal processing state, the

second signal processing state, and the third signal processing state[[s]] based on a

time slot of a TDMA frame assigned to the TDMA wireless subscriber unit.

- 2 -

10. (Currently amended) The TDMA wireless subscriber unit of claim 9,

further comprising:

a plurality of clocks, wherein one of the plurality of clocks is selected for each

one of the plurality of circuit components based on a current one of the plurality of

first signal processing state, the second signal processing state, and the third signal

processing state[[s]].

11. (Currently amended) The TDMA wireless subscriber unit of claim 10,

further comprising: wherein the plurality of clocks is produced by

a software controller register coupled to the plurality of circuit components.

wherein the software controller register is configured to produce the plurality of

clocks.

12. (Currently amended) The TDMA wireless subscriber unit of claim 9,

wherein at least one of the plurality of signal processing states includes each circuit

component of the plurality of circuit components is further configured to operate in

fourth signal processing state including a reduced power sub-state.

13. (Canceled)

14. (Currently amended) The TDMA wireless subscriber unit of claim 9,

wherein the at least one intermediate power consumption level includes retaining

one of the plurality of circuit components is configured to retain operating state

information to resume processing in response to a transition to one of the plurality

of from the third signal processing state to the first signal processing state[[s]].

- 3 -

15. (Currently amended) The TDMA wireless subscriber unit of claim 9, wherein at least one of the plurality of circuit components are selectively powered down is configured to transition from the first signal processing state to either the second signal processing state or the third signal processing state during a call

connection.

16. (Currently amended) The TDMA wireless subscriber unit of claim 9, wherein the plurality of circuit components are <u>configured to be</u> selectively <del>powered operated in any one of the first signal processing state, the second signal processing state, and the third signal processing state</del> responsive to a radio control channel timeslot to determine the presence of call traffic or a traffic channel assigned to the TDMA wireless subscriber unit.

# 17. (Canceled)

- 18. (Currently amended) The TDMA wireless subscriber unit of claim 9, wherein the at least one of the plurality of circuit components transitions between at least two power consumption levels is configured to transition among the first signal processing state, the second signal processing state, and the third signal processing state during any a signal time slot.
- 19. (Currently amended) A method for use in a time division multiple access (TDMA) wireless subscriber unit, the method comprising:

synchronizing phase with a received signal;

operating <u>each</u> a plurality of circuit components <del>according to a</del> <del>plurality of in a first</del> signal processing states, each of the plurality of signal

processing states having an on power consumption level, a second signal processing state having an off power consumption level, and at least one a third signal processing state having an intermediate power consumption level for at least one of the plurality of circuit components on a call state basis;

transitioning at least one of the plurality of circuit components among the first signal processing state, the second signal processing state, and the third signal processing state plurality of signal processing states based on a time slot of a TDMA frame assigned to the TDMA wireless subscriber unit.

20. (Currently amended) The method of claim 19, <u>further comprising:</u>

selecting one of a plurality of clocks is selected for each one of the plurality of circuit components based on a current one of the plurality of first signal processing state, the second signal processing state, and the third signal processing state[[s]].

- 21. (Previously presented) The method of claim 20, wherein the plurality of clocks is produced by a software controlled register coupled to the plurality of circuit components.
- 22. (Currently amended) The method of claim 19, <u>further comprising:</u> at least one of the plurality of signal processing states includes

operating at least one of the plurality of circuit components in a fourth signal processing state including a reduced power sub-state.

#### 23. (Canceled)

- 24. (Currently amended) The method of claim 19, <u>further comprising:</u> wherein the at least one intermediate power consumption level includes retaining transitioning one of the plurality of circuit components from the third signal processing state to the first signal processing state while retaining operating state information to resume processing in response to a transition to one of the plurality of signal processing states.
- 25. (Currently amended) The method of claim 19, <u>further comprising:</u>

  <u>transitioning one of the plurality of circuit components from the first signal</u>

  <u>processing state to either the second signal processing state or the third signal</u>

  <u>processing state</u> wherein at least one of the plurality of circuit components are

  <u>selectively powered down</u> during a call connection.
- 26. (Currently amended) The method of claim 19, <u>further comprising:</u>
  <u>selectively operating one of the wherein the plurality of circuit components</u>
  <u>are selectively powered in any one of the first signal processing state, the second signal processing state, and the third signal processing state responsive to a radio control channel timeslot to determine the presence of call traffic or a traffic channel assigned to the TDMA wireless subscriber unit.</u>

### 27. (Canceled)

28. (Previously Presented) The method of claim 19, wherein one of the plurality of circuit components transitions between at least two power consumption levels during any single time slot.

29. (Currently amended) A processor comprising:

a power interface circuit configured to power a plurality of circuit components that operate in a plurality of signal processing states, each of the plurality of signal processing states having an on power consumption level, an off power consumption level, and at least one intermediate power consumption level for at least one of the plurality of circuit components on a call state basis

a power interface circuit configured to power a plurality of circuit components, wherein each circuit component of the plurality of circuit components is configured to operate in a first signal processing state having an on power consumption level, a second signal processing state having an off power consumption level, and a third signal processing state having an intermediate power consumption power level;

wherein at least one of the plurality of circuit components is configured to transition transitions among the plurality of first signal processing state, the second signal processing state, and the third signal processing state[[s]] based on a time slot of a TDMA frame.

- 30. (Currently amended) The processor of claim 29, wherein the processor is coupled to a plurality of clocks, wherein one of the plurality of clocks is selected for <u>one each</u> of the plurality of circuit components based on a current one of the <u>first signal processing state</u>, the second signal processing state, and the third <u>plurality of signal processing state</u>[[s]].
- 31. (Currently amended) The processor of claim 30, wherein the plurality of clocks is produced by a software controlled register coupled to the plurality of circuit components.

32. (Currently amended) The processor of claim 29, wherein at least one of the plurality of signal processing states includes each circuit component of the plurality of circuit components is further configured to operate in fourth signal processing state including a reduced power sub-state.

## 33. (Canceled)

- 34. (Currently amended) The processor of claim 29, wherein the at least one intermediate power consumption level includes retaining one of the plurality of circuit components is configured to retain operating state information to resume processing in response to a transition to one of the plurality of from the third signal processing state to the first signal processing state[[s]].
- 35. (Currently amended) The processor of claim 29, wherein at least one of the plurality of circuit components are selectively powered down is configured to transition from the first signal processing state to either the second signal processing state or the third signal processing state during a call connection.
- 36. (Currently amended) The processor of claim 29, wherein the plurality of circuit components are <u>configured to be</u> selectively <del>powered</del> operated in any one of the first signal processing state, the second signal processing state, and the third signal processing state responsive to a radio control channel timeslot to determine the presence of call traffic or a traffic channel assigned to the TDMA wireless subscriber unit.

### 37. (Canceled)

- 38. (Currently amended) The processor of claim 29, wherein the at least one of the plurality of circuit components transitions between at least two power consumption levels is configured to transition among the first signal processing state, the second signal processing state, and the third signal processing state during any a signal time slot.
- 39. (Previously Presented) The processor of claim 29, wherein at least one of the plurality of circuit components is collocated with the processor
- 40. (New) The TDMA wireless subscriber unit of claim 9, wherein a first circuit component and a second circuit component of the plurality of circuit components are configured to operate concurrently in the first and third signal processing states, respectively.
- 41. (New) The TDMA wireless subscriber unit of claim 40, wherein a third circuit component of the plurality of circuit components is configured to operate in the second signal processing state concurrently with the first and second circuit components.
- 42. (New) The TDMA wireless subscriber unit of claim 9, wherein a first circuit component and a second circuit component of the plurality of circuit components are configured to operate concurrently in the second and third signal processing states, respectively.

43. (New) The TDMA wireless subscriber unit of claim 42, wherein a third

circuit component of the plurality of circuit components is configured to operate in

the first signal processing state concurrently with the first and second circuit

components.

44. (New) The method of claim 19, wherein a first circuit component and a

second circuit component of the plurality of circuit components are configured to

operate concurrently in the first and third signal processing states, respectively.

45. (New) The method of claim 44, wherein a third circuit component of the

plurality of circuit components is configured to operate in the second signal

processing state concurrently with the first and second circuit components.

46. (New) The method of claim 19, wherein a first circuit component and a

second circuit component of the plurality of circuit components are configured to

operate concurrently in the second and third signal processing states, respectively.

47. (New) The method of claim 47, wherein a third circuit component of the

plurality of circuit components is configured to operate in the first signal processing

state concurrently with the first and second circuit components.

48. (New) The processor of claim 29, wherein a first circuit component and

a second circuit component of the plurality of circuit components are configured to

operate concurrently in the first and third signal processing states, respectively.

- 10 -

49. (New) The processor of claim 48, wherein a third circuit component of the plurality of circuit components is configured to operate in the second signal

processing state concurrently with the first and second circuit components.

50. (New) The processor of claim 29, wherein a first circuit component and

a second circuit component of the plurality of circuit components are configured to

operate concurrently in the second and third signal processing states, respectively.

51. (New) The processor of claim 50, wherein a third circuit component of

the plurality of circuit components is configured to operate in the first signal

processing state concurrently with the first and second circuit components.

- 11 -